Decoders, Multiplexers and De Multiplexers

Decoders

Decoder is a combinational circuit that has 'n' input lines and maximum of 2ⁿ output lines. One of these outputs will be active High based on the combination of inputs present, when the decoder is enabled. That means decoder detects a particular code. The outputs of the decoder are nothing but the **min terms** of 'n' input variables lineslines, when it is enabled.

2 to 4 Decoder

Let 2 X 4 Decoder has two inputs $A_1 \& A_0$ and four outputs Y_3 , Y_2 , $Y_1 \& Y_0$. The **block diagram** of 2 to 4 decoder is shown in the following figure.



One of these four outputs will be '1' for each combination of inputs when enable, E is '1'. The **Truth table** of 2 to 4 decoder is shown below.

Enable	Inputs		Outputs					
E	Aı	A _o	Y ₃	Y ₂	Y ₁	Yo		
0	x	x	0	0	0	0		
1	0	0	0	0	0	1		
1	0	1	0	0	1	0		
1	1	0	0	1	0	0		

1	1	1	1	0	0	0

From Truth table, we can write the **Boolean functions** for each output as

Y3=E.A1.A0 Y2=E.A1.A0' Y1=E.A1'.A0 Y0=E.A1'.A0'

Each output is having one product term. So, there are four product terms in total. We can implement these four product terms by using four AND gates having three inputs each & two inverters. The **circuit diagram** of 2 to 4 decoder is shown in the following figure.



Encoders

An **Encoder** is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2ⁿ input lines and 'n' output lines. It will produce a binary code equivalent to the input, which is active High. Therefore, the encoder encodes 2ⁿ input lines with 'n' bits. It is optional to represent the enable signal in encoders.

4 to 2 Encoder

Let 4 to 2 Encoder has four inputs Y_3 , Y_2 , $Y_1 \& Y_0$ and two outputs $A_1 \& A_0$. The **block diagram** of 4 to 2 Encoder is shown in the following figure.



At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output. The **Truth table** of 4 to 2 encoder is shown below.

Inputs		Outputs			
Y ₃	Y ₂	Y ₁	Yo	A ₁	A ₀
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

From Truth table, we can write the Boolean functions for each output as

A1=Y3+Y2

A0=Y3+Y1

We can implement the above two Boolean functions by using two input OR gates. The **circuit diagram** of 4 to 2 encoder is shown in the following figure.



The above circuit diagram contains two OR gates. These OR gates encode the four inputs with two bits

<u>Multiplexers</u>

Multiplexer is a combinational circuit that has maximum of 2ⁿ data inputs, 'n' selection lines and single output line. One of these data inputs will be connected to the output based on the values of selection lines.

Since there are 'n' selection lines, there will be 2ⁿ possible combinations of zeros and ones. So, each combination will select only one data input. Multiplexer is also called as **Mux**.

4x1 Multiplexer

4x1 Multiplexer has four data inputs I_3 , I_2 , $I_1 \& I_0$, two selection lines $s_1 \& s_0$ and one output Y. The **block diagram** of 4x1 Multiplexer is shown in the following figure.



One of these 4 inputs will be connected to the output based on the combination of inputs present at these two selection lines. **Truth table** of 4x1 Multiplexer is shown below.

Selection Lines	Output	
S ₁	So	Y
0	0	Io
0	1	l ₁
1	0	I ₂
1	1	l ₃

From Truth table, we can directly write the **Boolean function** for output, Y as Y=S1'S0'I0+S1'S0I1+S1S0'I2+S1S0I3

We can implement this Boolean function using Inverters, AND gates & OR gate. The **circuit diagram** of 4x1 multiplexer is shown in the following figure.



De-Multiplexers

De-Multiplexer is a combinational circuit that performs the reverse operation of Multiplexer. It has single input, 'n' selection lines and maximum of 2ⁿ outputs. The input will be connected to one of these outputs based on the values of selection lines.

Since there are 'n' selection lines, there will be 2ⁿ possible combinations of zeros and ones. So, each combination can select only one output. De-Multiplexer is also called as **De-Mux**.

1x4 De-Multiplexer

1x4 De-Multiplexer has one input I, two selection lines, $s_1 \& s_0$ and four outputs Y_3 , Y_2 , $Y_1 \& Y_0$. The **block diagram** of 1x4 De-Multiplexer is shown in the following figure.



The single input 'I' will be connected to one of the four outputs, Y_3 to Y_0 based on the values of selection lines $s_1 \& s_0$. The **Truth table** of 1x4 De-Multiplexer is shown below.

Selection Inputs		Outputs					
S ₁	So	Y ₃	Y ₂	Y ₁	Yo		
0	0	0	0	0	I		
0	1	0	0	I	0		
1	0	0	I	0	0		
1	1	I	0	0	0		

From the above Truth table, we can directly write the **Boolean functions** for each output as

Y3=s1s0l

Y2=s1s0'l

Y1=s1's0I

Y0=s1's0'l

We can implement these Boolean functions using Inverters & 3-input AND gates. The **circuit diagram** of 1x4 De-Multiplexer is shown in the following figure.



BCD to 7 Segment Display

A seven-segment display is an electronic display device for displaying decimal numerals. Seven-segment displays are widely used in digital clocks, electronic meters and other electronic devices that display numerical information.

The schematic shows a BCD to 7 Segment Display for one of the digits of a <u>digital clock</u>. The following components are used.

- <u>CD4511</u> BCD to 7 Segment Display Decoder IC
- LSHD-A103 7 Segment LED Common Cathode Display



7 Segment Display

A 7 Segment LED display generally has 8 input connections, one for each LED segment and one that acts as a common terminal. There are 2 types of 7 Segment LED digital display.

abfcegd

- Common Cathode Display all the cathode connections of the LEDs are connected to ground. A logic '1' applied to the anode terminal of the individual segment illuminates it.
- Common Anode Display all the anode connections of the LEDs are connected to VCC. A logic '0' applied to the cathode terminal of the individual segment illuminates it.

BCD to 7 Segment Display Decoder

A <u>BCD</u> to Seven Segment decoder is a combinational logic circuit that accepts a decimal digit in BCD (input) and generates appropriate outputs for the segments to display the input decimal digit.

The truth table is extracted from the CD4511 IC datasheet. This truth table is interactive. Click on any row to see the respective 7 segment display output.

Display	D	С	В	Α	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	0
										_	

Truth Table

Page 8 of 10

1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1
Blank	1	0	1	0	0	0	0	0	0	0	0
Blank	1	0	1	1	0	0	0	0	0	0	0
Blank	1	1	0	0	0	0	0	0	0	0	0
Blank	1	1	0	1	0	0	0	0	0	0	0
Blank	1	1	1	0	0	0	0	0	0	0	0
Blank	1	1	1	1	0	0	0	0	0	0	0

The input bits are D (MSB) to A (LSB) and the outputs are the segments a to g. For input values A to F, the display is blanked (outputs are all 0).

fcegd